Stability Analysis of Complete Two-Stage Power-Factor-Correction Power Supplies

Octavian Dranga*

Chi K. Tse*

Siu Chung Wong*

Abstract — Power-factor-correction (PFC) power supplies are required to provide high input power factor and tight output voltage regulation. The usual configuration takes a two-stage cascade structure, consisting of a PFC preregulator and a dc/dc converter. Previous studies of the dynamical behaviour mainly focused on the boost PFC preregulator, assuming that it is being terminated by a resistive load. However, in practice, as the PFC preregulator is terminated by a dc/dc converter whose characteristics differ from resistive load's, the assumption of resistive load termination gives rather inaccurate information about the stability of the system. In this paper we study the complete two-stage PFC power supply and show that the interaction between the PFC stage and the dc/dc converter stage plays an important role in determining the stability of the system.

1 INTRODUCTION

In conformity with the two basic tasks power supplies must perform, namely tight output voltage regulation and power factor correction (PFC), the two-stage power-factor-correction power supply represents a practical (now popular) solution for medium to high power ranges. It typically consists of a preregulator for PFC, cascaded with a dc/dc converter stage for output regulation [1, 2, 3].

The complex dynamical interaction of the two nonlinear stages adds even more complexity and nonlinearity to the circuit. Investigations performed so far have preferred treating the second stage, i.e., tightly regulated dc/dc converter, as a resistive load which dissipates the same power. In particular, previous studies have mainly focused on the dynamical behaviour and stability boundaries of the boost PFC preregulator operating in continuous conduction mode (CCM) and revealed both slow-scale [4, 5] and fast-scale [6, 7] instabilities. The detection of these instabilities is motivated by the fact that, whereas the fast-scale instability problem may impose higher current stresses on the switching devices, the slow-scale one may clearly worsen the harmonic distortion of the input current. In this paper, we show however that extending these results concerning the stability of

Figure 1: Two-stage PFC power supply

the boost PFC preregulator with a resistive load to the practical two-stage circuit can be misleading. Specifically, we will show by computer simulations that it is possible for the complete two-stage PFC power supply, with both the boost PFC preregulator and the buck output regulator designated to operate in CCM, to suffer from slow-scale instability even when the control parameters assure the individual stability of each of the two constituent stages. The results point to the necessity of investigating thoroughly the detailed dynamical behaviour and the stability boundaries of the two-stage PFC power supply and the importance of treating it as a whole in doing so.

2 TWO-STAGE PFC POWER SUPPLY

A block diagram of the two-stage PFC power supply is depicted in Fig. 1. The objective of active PFC is to make the input to the power supply look like a simple resistor and the PFC preregulator does this by programming the input current in response to the input voltage. In practice, a boost converter has been a favorable and popular choice for the PFC preregulator. Although the discontinuous conduction mode (DCM) has the obvious advantage of simplicity since no additional control is required, it is limited to relatively lower power ranges. The CCM considered in the present study is more suited for applications in higher power ranges. For CCM, moreover, feedback is necessary to program the input current to follow the input voltage waveform. Typically a peak current mode control or average current mode control may be used. Peak current mode control gives rise to problems such

*Department of Electronic and Information Engineering, The Hong Kong Polytechnic University, Hunghom, Hong Kong, China, e-mail: [endranga,cktse,scwong]@eie.polyu.edu.hk. Supported by Hong Kong Polytechnic University under internal allocation G-YE04.

as poor noise immunity, need for slope compensation, poor factor correction due to significant errors between the programming signal and the input current. Average current mode (ACM) control eliminates these problems, is commonly available on monolithic control ICs and is therefore the control method considered here.

The boost PFC preregulator typically gives a high output voltage which is greater than the highest expected peak input voltage and provides very crude regulation. Consequently, a buck converter (in the form of a transformer-isolated forward converter) is needed to step this voltage down to a useable level and to provide tight output regulation. The buck converter may operate in either modes, and is controlled via a voltage feedback loop. The CCM case is considered in this study, since this operation mode, at the expense of a larger inductor, is usually more efficient and the current stress on the active switch is lower.

The circuit schematic of the two-stage PFC power supply under study is shown in Fig. 2. Here, we omit the isolation transformer for simplicity. The power circuit of the boost PFC stage is the same as that of a boost converter. Its control circuitry must control both the input current i_{L1} and the PFC output voltage v_{PFC} . Accordingly, the average current mode (ACM) control used is a two-loop system [8]. The current loop, employing a PI controller and generating the switching signal through a pulse-width modulation (PWM) scheme, is programmed by the rectified line voltage v_{in} so that the input to the converter will appear to be resistive. The PFC output voltage is controlled by changing the average amplitude of the current programming signal i_{ref} . In this voltage loop the output p of the voltage error amplifier is divided by the square of the RMS value of the input voltage before it is multiplied by the rectified line voltage. The output of the multiplier is the current programming signal, which hereby has the shape of the input voltage and an average amplitude which controls the PFC output voltage. The squarer and divider circuits keep the gain of the voltage loop constant; without it the gain of the voltage loop would change as the square of the RMS value of the input voltage. The circuits which keep the loop gain constant make the output of the voltage error amplifier a power control, since it actually controls the power delivered to the output of the boost PFC converter. In practice, a low-pass type of feedback is applied, with parameters G_{F1} and $1/\tau_{F1}$ in Fig. 2 denoting the dc gain and cut-off frequency of the feedback circuit, respectively.

The same parameters are indicated for the feed-

Table 1: Circuit parameters used in simulations.

Parameters	Values
Rectified line voltage v_{in}	110 Vrms, 50 Hz
Boost stage inductance L_1	1 mH
Boost stage capacitance C_1	250 μ F
Boost switching period T_{s1}	10 μ s
Reference PFC	
output voltage $V_{PFC,ref}$	400 V
PI current controller gain k	1
PI current controller	
time constant T_i	0.15 ms
Buck stage inductance L_2	20 mH
Buck stage capacitance C_2	47 μ F
Buck switching period T_{s2}	10 μ s
Load resistance R_2	1 Ω
Reference output voltage $V_{o,ref}$	40 V

back circuit of the buck converter, whose output voltage v_o is regulated at its desired value $V_{o,ref}$ by voltage-mode PWM control. Table 1 lists the operating parameters used in the present study. Both the boost PFC preregulator and the buck regulator are designed to operate in CCM.

3 STABILITY INVESTIGATION

The detailed investigation of the dynamical behaviour of the practical two-stage PFC power supply can be challenging due to the complex interaction between the two stages. A way of reducing complexity is to replace the tightly regulated dc/dc buck converter by a resistive load with same power dissipation. Most previous studies analysed the phenomena in the boost PFC converter feeding a purely resistive load and operating in CCM, as depicted in Fig. 3. Consequently, some results are available for this circuit [4, 5]. The main objective of the present study is to investigate to what extent can these results be considered still valid when applied to the actual two-stage circuit.

Fig. 4 shows the simulated waveforms for a stable operation with $G_{F1} = 225$ and $\tau_1 = 8.5$ ms for the boost PFC converter (Fig. 3) with the resistive load $R_1 = 100 \Omega$ at the same power level. The CCM input current (middle waveform) is programmed by the input voltage (upper waveform) to be a half sine wave, achieving a near unity power factor. The PFC output voltage (lower waveform) is a sine wave at twice the AC line voltage, as expected.

In order to verify whether the two-stage circuit exhibits the same stable operation, the buck converter is reinstated in the second stage, achieving a tight output regulation for gain $G_{F2} = 10$ and bandwidth 1.6 kHz ($\tau_{F2} = 0.1$ ms). However, the simulation results in Fig. 5 show a slow-

Figure 2: Schematic of a two-stage PFC power supply, with CCM boost preregulator under ACM control and a CCM buck converter under voltage feedback control.

Figure 3: Circuit schematic used in previous studies assuming the PFC stage being terminated by an equivalent resistive load.

scale period-doubling phenomenon in the dynamics of the boost PFC preregulator (upper three waveforms), the period of the waveforms becomes equal to the mains period, which can also be detected in the waveforms of the buck output regulator (lower two waveforms).

The stability operation of the actual circuit is more restricted than that deduced previously in [4, 5] for the PFC stage terminated with resistive load. This is more readily seen from Fig. 6, which compares the stability boundaries of the boost PFC

Figure 4: Simulated waveforms from boost PFC stage with resistive termination in stable operation. Upper: input voltage; middle: inductor current; lower: capacitor voltage.

assuming resistive termination and the two-stage circuit in the parameter space defined by the feedback gain G_{F1} and the output power.

4 CONCLUSIONS

In analysing PFC power supplies, previous studies have assumed a resistive load termination for the PFC boost stage. However, in practice, the PFC boost preregulator is almost always cascaded with a voltage regulator. In this paper, a comparative study has been performed for the two circuit mod-

Figure 5: Simulated waveforms from the two-stage PFC power supply showing “unstable” slow-scale period-doubling phenomenon. From top to bottom: Input voltage, boost stage inductor current, storage capacitor voltage, output voltage, buck stage inductor current.

els, allowing the identification of the effects of the interaction between the two stages on the stability findings. It has been shown that the assumption of resistive load termination for the PFC stage produces inaccurate stability information. The actual two-stage PFC power supply is more prone to instability. Intuitively such a result is expected since the dc/dc converter stage represents a constant power load when its output is perfectly regulated. This is equivalent to a negative resistance presented to the PFC stage in the small-signal sense, which jeopardizes the overall system stability.

References

- [1] R. Redl, “Power factor correction in a single-stage switching-mode power supplies—an overview,” *Int. J. Electron.*, vol. 77, no. 5, pp. 555–582, 1994.
- [2] C.K. Tse, “Circuit theory of power factor correction in switching converters,” *Int. J. Circuit*

Figure 6: Stability boundaries for boost PFC converter assuming resistive termination (dashed line) and the two-stage PFC power supply (solid line).

- Theory Appl.*, vol. 31, no. 1, pp. 157–198, 2003.
- [3] V.J. Thottuvelil, D. Chin and G. Verghese, “Hierarchical approaches to modeling high-power-factor ac-dc converters,” *IEEE Trans. Power Electron.*, vol. 6, no. 2, pp. 179–187, 1991.
- [4] S.C. Wong, C.K. Tse, M. Orabi and T. Ninomiya, “Method of double averaging for modelling pfc switching converters,” *IEEE Power Electronics Specialists Conference*, pp. 3202–3208, June 2004.
- [5] M. Orabi and T. Ninomiya, “Nonlinear dynamics of power-factor-correction converter,” *IEEE Trans. Ind. Electron.*, vol. 50, no. 6, pp. 1116–1125, Dec. 2003.
- [6] O. Dranga, C.K. Tse, H.H.C. Iu, and I. Nagy, “Bifurcation behavior of a power-factor-correction boost converter,” *Int. J. Bifur. Chaos*, vol. 13, no. 10, pp. 3107–3114, 2003.
- [7] H.H.C. Iu, Y. Zhou and C.K. Tse, “Fast-scale instability in a pfc boost converter under average current-mode control,” *Int. J. Circuit Theory Appl.*, vol. 31, no. 6, pp. 611–624, Nov. 2003.
- [8] L.H. Dixon, “High power factor preregulator for off-line supplies,” *Unitrode Power Supply Design Seminar Manual SEM600*, 1988.